

## gDDR3 SDRAM Graphics Addendum

## MT41J256M16 - 32 Meg x 16 x 8 Banks

### **Features**

- $V_{DD} = V_{DDQ} = +1.5V (1.425-1.575V)$   $V_{DD} = V_{DDQ} = +1.35V (1.283-1.45V)$  capable at down clocked speeds
- · Differential bidirectional data strobe
- 8*n*-bit prefetch architecture
- Differential clock inputs (CK, CK#)
- 8 internal banks
- Nominal and dynamic on-die termination (ODT) for data, strobe, and mask signals
- Programmable CAS READ latency (CL)
- Posted CAS additive latency (AL): 0, CL 1, CL 2
- Programmable CAS WRITE latency (CWL)
- Fixed burst length (BL) of 8 and burst chop (BC) of 4 (via the mode register set [MRS])
- Selectable BC4 or BL8 on-the-fly (OTF)
- · Self refresh mode
- T<sub>C</sub> of 0°C to 95°C
  - 64ms, 8192 cycle refresh at 0°C to 85°C
  - 32ms at 85°C to 115°C

- Self refresh temperature (SRT)
- Automatic self refresh (ASR)
- Write leveling
- Multipurpose register
- · Output driver calibration

Options	Marking
• Configuration	_
- 256 Meg x 16	256M16
• FBGA package (Pb-free) – x16	
<ul> <li>96-ball (9mm x 14mm) Rev. E</li> </ul>	HA
• Timing – cycle time	
-1.0ns @ CL = 14 (gDDR3-2000)	-093G
Operating temperature	
- Commercial (0°C ≤ $T_C$ ≤ 95°C)	None
• Revision	:Е

Note: 1. For complete device functionality and specifications, refer to the standard 4Gb DDR3 SDRAM data sheet found at www.micron.com. The information in this data sheet supersedes the standard data sheet.

#### **Table 1: Key Timing Parameters**

Speed Grade	Data Rate (MT/s)	Target <sup>t</sup> RCD- <sup>t</sup> RP-CL	<sup>t</sup> RCD (ns)	<sup>t</sup> RP (ns)	CL (ns)
-093G <sup>1</sup>	2000	14-14-14	14	14	14
-107G <sup>2</sup>	1800	13-13-13	14.3	14.3	14.3
-125G <sup>2</sup>	1600	11-11-11	13.75	13.75	13.75

Notes: 1. Requires  $V_{DD} = V_{DDQ} = +1.5V_{NOM}$ 2.  $V_{DD} = V_{DDO} = +1.35V_{NOM}$  capable

#### **Table 2: Addressing**

Parameter	256 Meg x 16
Configuration	32 Meg x 16 x 8 banks
Refresh count	8K
Row addressing	32K (A[14:0])
Bank addressing	8 (BA[2:0])
Column addressing	1K (A[9:0])



## 4Gb: x16 gDDR3 SDRAM Graphics Addendum Features

### **Table 3: Part Number Cross Reference**

Micron Part Number	FBGA Code
MT41J256M16HA-093G:E	D9PZM

### **FBGA Part Marking Decoder**

Due to space limitations, FBGA-packaged components have an abbreviated part marking that is different from the part number. Micron's FBGA part marking decoder is available at <a href="https://www.micron.com/decoder">www.micron.com/decoder</a>.



## **Ball Assignments**

Figure 1: 96-Ball FBGA - x16 (Top View)


	1	2	3	4	5	6	7	8	9
Α	V <sub>DDQ</sub>	DQ13	DQ15				DQ12	$\bigvee_{V_{DDQ}}$	V <sub>SS</sub>
В	V <sub>DDQ</sub> V <sub>SSQ</sub>	$\bigvee_{V_{DD}}$	$\bigvee_{V_{SS}}$				UDQS#	DQ14	V <sub>SSQ</sub>
C	V <sub>SSQ</sub> V <sub>DDQ</sub>	DQ11	DQ9				UDQS	DQ10	V <sub>DDQ</sub>
D	V <sub>SSQ</sub>	DQ11  VDDQ	V <sub>SS</sub> DQ9 UDM DQ0				DQ8	$\bigvee_{V_{SSQ}}$	V <sub>DD</sub>
E	V <sub>SS</sub>	$\bigvee_{V_{SSQ}}$	DQ0				LDM	$\bigvee_{V_{SSQ}}$	○ V <sub>DDQ</sub>
F	V <sub>DDQ</sub> V <sub>SSQ</sub> V <sub>SSS</sub> V <sub>DDQ</sub>	DQ2	LDQS				DQ1	V <sub>SSQ</sub> V <sub>SSQ</sub> DQ3	V <sub>SSQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>SSQ</sub>
G	V <sub>SSQ</sub>	DQ6	LDQS#				$\bigvee_{V_{DD}}$	$\bigvee_{V_{SS}}$	V <sub>SSQ</sub>
Н	V <sub>REFDQ</sub>	$\bigvee_{V_{DDQ}}$	DQ4				DQ7	DQ5	V <sub>DDQ</sub>
J	NC NC	$\bigvee_{V_{SS}}$	RAS#				CK	$\bigcup_{V_{SS}}$	NC NC
K	ODT	$\bigcirc$	CAS#				CK#	$\bigvee_{V_{DD}}$	CKE
L	NC	CS#	WE#				A10/AP	ZQ	NC NC
M	V <sub>SS</sub>	BA0  A3	BA2				NC	$V_{REFCA}$	$\bigcup_{V_{SS}}$
N	$\bigvee_{V_{DD}}$	A3	A0				A12/BC#	V <sub>REFCA</sub> BA1  A4	V <sub>DD</sub>
Р	V <sub>SS</sub>	A5	A0 A2				A12/BC#	A4	$\bigcup_{V_{SS}}$
R	V <sub>SS</sub> V <sub>DD</sub> V <sub>SS</sub> V <sub>SS</sub>	A7	A2 A9				A11	A4 A6	V <sub>DD</sub>
Т	V <sub>SS</sub>	CRESET#	NC				ONC NC	A8	VDDQ NC CKE NC VSS VDD VSSS VDD VSSS

- Notes: 1. Ball descriptions are listed in the main 4Gb DDR3 data sheet.
  - 2. A comma separates the configuration; a slash defines a selectable function. Example D7 = NF, NF/TDQS# is selectable between NF or TDQS# via MRS.



## **Package Dimensions**

Figure 2: 96-Ball FBGA - x16 (HA)



Note: 1. All dimensions are in millimeters.



## **Electrical Specifications**

#### **Table 4: DC Electrical Characteristics and Operating Conditions**

All voltages are referenced to V<sub>ss</sub>

Parameter/Condition	Symbol	Min	Nom	Max	Unit	Notes
Supply voltage	V <sub>DD</sub>	1.425	1.5	1.575	V	1, 2, 3
I/O supply voltage	$V_{DDQ}$	1.425	1.5	1.575	V	1, 2, 3
Supply voltage	V <sub>DD</sub>	1.283	1.35	1.45	V	1, 2, 4
I/O supply voltage	$V_{DDQ}$	1.283	1.35	1.45	V	1, 2, 4

- Notes: 1.  $V_{DD}$  and  $V_{DDQ}$  must track one another.  $V_{DDQ}$  must be  $\leq V_{DD}$ .  $V_{SS} = V_{SSQ}$ .
  - 2.  $V_{DD}$  and  $V_{DDQ}$  may include AC noise of ±50mV (250 kHz to 20 MHz) in addition to the DC (0 Hz to 250 kHz) specifications.  $V_{DD}$  and  $V_{DDO}$  must be at same level for valid AC timing parameters.
  - 3. Valid with all speed bins.
  - 4. Not for use with -093 speed bin.

#### **Table 5: Input/Output Capacitance**

Note 1 applies to the entire table

Capacitance		gDDR:	3-1600	gDDR:	3-1800	gDDR	3-2000		
Parameters	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
CK and CK#	C <sub>CK</sub>	0.8	1.4	0.8	1.3	0.8	1.3	pF	
ΔC: CK to CK#	C <sub>DCK</sub>	0	0.15	0	0.15	0	0.15	pF	
Single-end I/O: DQ, DM	C <sub>IO</sub>	1.5	2.3	1.5	2.2	1.5	2.1	pF	2
Differential I/O: DQS, DQS#, TDQS, TDQS#	C <sub>IO</sub>	1.5	2.3	1.5	2.2	1.5	2.1	pF	3
ΔC: DQS to DQS#, TDQS, TDQS#	C <sub>DDQS</sub>	0	0.15	0	0.15	0	0.15	pF	3
ΔC: DQ to DQS	C <sub>DIO</sub>	-0.5	0.3	-0.5	0.3	-0.5	0.3	pF	4
Inputs (CTRL, CMD, ADDR)	C <sub>I</sub>	0.75	1.3	0.75	1.2	0.75	1.2	pF	5
ΔC: CTRL to CK	C <sub>DI_CTRL</sub>	-0.4	0.2	-0.4	0.2	-0.4	0.2	pF	6
ΔC: CMD_ADDR to CK	C <sub>DI_CMD_ADDR</sub>	-0.4	0.4	-0.4	0.4	-0.4	0.4	pF	7
ZQ pin capacitance	C <sub>ZO</sub>		3.0	_	3.0	_	3.0	pF	
Reset pin capacitance	C <sub>RE</sub>	_	3.0	_	3.0	_	3.0	pF	

- Notes: 1.  $V_{DD} = +1.5V \pm 0.075 \text{mV}$ ,  $V_{DDQ} = V_{DD}$ ,  $V_{REF} = V_{SS}$ , f = 100 MHz,  $T_C = 25^{\circ}\text{C}$ .  $V_{OUT(DC)} = 0.5 \times 10^{-5} \text{ MHz}$  $V_{DDO}$ ,  $V_{OUT} = 0.1V$  (peak-to-peak).
  - 2. DM input is grouped with I/O pins, reflecting the fact that they are matched in loading.
  - 3. Includes TDQS, TDQS#. C<sub>DDQS</sub> is for DQS vs. DQS# and TDQS vs. TDQS# separately.
  - 4.  $C_{DIO} = C_{IO(DQ)} 0.5 \times (C_{IO(DQS)} + C_{IO(DQS\#)})$ .
  - 5. Excludes CK, CK#; CTRL = ODT, CS#, and CKE; CMD = RAS#, CAS#, and WE#; ADDR = A[n:0], BA[2:0].
  - 6.  $C_{DI CTRL} = C_{I(CTRL)} 0.5 \times (C_{CK(CK)} + C_{CK(CK\#)}).$
  - 7.  $C_{DI\_CMD\_ADDR} = C_{I(CMD\_ADDR)} 0.5 \times (C_{CK(CK)} + C_{CK(CK\#)})$ .

## **Electrical Characteristics – IDD Specifications**

 $I_{\rm DD}$  values are for full operating range of voltage and temperature unless otherwise noted.

Table 6: I<sub>DD</sub> Maximum Limits - Die Rev. E

Speed Bin					
I <sub>DD</sub>	gDDR3-1600	gDDR3-1800	gDDR3-2000	Units	Notes
I <sub>DD0</sub>	66	73	82	mA	1, 2
I <sub>DD1</sub>	87	91	96	mA	1, 2
I <sub>DD2P0</sub> (slow)	18	18	18	mA	1, 2
I <sub>DD2P1</sub> (fast)	32	35	43	mA	1, 2
I <sub>DD2Q</sub>	32	30	37	mA	1, 2
I <sub>DD2N</sub>	32	35	37	mA	1, 2
I <sub>DD2NT</sub>	42	45	49	mA	1, 2
I <sub>DD3P</sub>	38	41	44	mA	1, 2
I <sub>DD3N</sub>	47	49	52	mA	1, 2
I <sub>DD4R</sub>	235	252	285	mA	1, 2
I <sub>DD4W</sub>	171	190	200	mA	1, 2
I <sub>DD5B</sub>	235	242	250	mA	1, 2
I <sub>DD6</sub>	20	20	20	mA	1, 2, 3
I <sub>DD6ET</sub>	25	25	25 mA		2, 4
I <sub>DD7</sub>	243	274	305	mA	1, 2
I <sub>DD8</sub>	I <sub>DD2P0</sub> + 2mA	I <sub>DD2P0</sub> + 2mA	I <sub>DD2P0</sub> + 2mA	mA	1, 2

Notes:

- 1.  $T_C = 85$ °C; SRT and ASR are disabled.
- 2. Enabling ASR could increase  $I_{DDx}$  by up to an additional 2mA.
- 3. Restricted to  $T_C$  (MAX) = 85°C.
- 4.  $T_C = 85$ °C; ASR and ODT are disabled; SRT is enabled.
- 5. The  $I_{DD}$  values must be derated (increased) on IT-option devices when operated outside of the range  $0^{\circ}C \le T_C \le 85^{\circ}C$ :
  - When T<sub>C</sub> < 0°C: I<sub>DD2P</sub> and I<sub>DD3P</sub> must be derated by 4%; I<sub>DD4R</sub> and I<sub>DD5W</sub> must be derated by 2%; and I<sub>DD6</sub> and I<sub>DD7</sub> must be derated by 7%.
  - When  $T_C > 85$ °C:  $I_{DD0}$ ,  $I_{DD1}$ ,  $I_{DD2N}$ ,  $I_{DD2NT}$ ,  $I_{DD2Q}$ ,  $I_{DD3N}$ ,  $I_{DD3P}$ ,  $I_{DD4R}$ ,  $I_{DD4W}$ , and  $I_{DD5W}$  must be derated by 2%;  $I_{DD2Px}$  must be derated by 30%.



## **Speed Bin Tables**

Table 7: gDDR3-1600 Speed Bins

gDDR3-1600 Speed Bin			-12	.5G		
CL- <sup>t</sup> RCD- <sup>t</sup> RP			11-1	1-11		
Parameter		Symbol	Min	Max	Unit	Notes
ACTIVATE to internal READ	or WRITE delay time	<sup>t</sup> RCD	13.75	_	ns	
PRECHARGE command per	iod	<sup>t</sup> RP	13.75	_	ns	
ACTIVATE-to-ACTIVATE or I	REFRESH command period	<sup>t</sup> RC	48.75	_	ns	
ACTIVATE-to-PRECHARGE of	command period	<sup>t</sup> RAS	35	9 x <sup>t</sup> REF	ns	1
CL = 5	CWL = 5	<sup>t</sup> CK (AVG)	3.0	3.3	ns	2
	CWL = 6, 7, 8	<sup>t</sup> CK (AVG)	Rese	rved	ns	3
CL = 6	CWL = 5	<sup>t</sup> CK (AVG)	2.5	3.3	ns	2
	CWL = 6, 7, 8	<sup>t</sup> CK (AVG)	Rese	rved	ns	3
CL = 7	CWL = 5	<sup>t</sup> CK (AVG)	Rese	rved	ns	3
	CWL = 6	<sup>t</sup> CK (AVG)	1.875	<2.5	ns	2
	CWL = 7, 8	<sup>t</sup> CK (AVG)	Rese	rved	ns	3
CL = 8	CWL = 5	<sup>t</sup> CK (AVG)	Rese	ved ns		3
	CWL = 6	<sup>t</sup> CK (AVG)	1.875	<2.5	ed ns ed ns <2.5 ns	
	CWL = 7, 8	<sup>t</sup> CK (AVG)	Rese	rved	ns	3
CL = 9	CWL = 5, 6	<sup>t</sup> CK (AVG)	Rese	rved	ns	3
	CWL = 7	<sup>t</sup> CK (AVG)	1.5	<1.875	ns	2
	CWL = 8	<sup>t</sup> CK (AVG)	Rese	rved	ns	3
CL = 10	CWL = 5, 6	<sup>t</sup> CK (AVG)	Rese	rved	ns	3
	CWL = 7	<sup>t</sup> CK (AVG)	1.5	<1.875	ns	2
	CWL = 8	<sup>t</sup> CK (AVG)	Rese	rved	ns	3
CL = 11	CWL = 5, 6, 7	<sup>t</sup> CK (AVG)	Rese	rved	ns	3
	CWL = 8	<sup>t</sup> CK (AVG)	1.25	<1.5	ns	2
Supported CL settings	'	•	5, 6, 7, 8,	9, 10, 11	СК	
Supported CWL settings			5, 6,	7, 8	СК	

- Notes: 1. <sup>t</sup>REFI depends on T<sub>OPER</sub>.
  - 2. The CL and CWL settings result in <sup>t</sup>CK requirements. When making a selection of <sup>t</sup>CK, both CL and CWL requirement settings need to be fulfilled.
  - 3. Reserved settings are not allowed.

7

# 4Gb: x16 gDDR3 SDRAM Graphics Addendum Speed Bin Tables

Table 8: gDDR3-1800 Speed Bins

gDDR3-1800 Speed Bin			-10	7G		
CL-tRCD-tRP			13-1	3-13		
Parameter		Symbol	Min	Max	Unit	Notes
ACTIVATE to internal READ of	or WRITE delay time	<sup>t</sup> RCD	14.3	_	ns	
PRECHARGE command perio	d	<sup>t</sup> RP	14.3	_	ns	
ACTIVATE-to-ACTIVATE or RE	FRESH command period	<sup>t</sup> RC	48.91	-	ns	
ACTIVATE-to-PRECHARGE co	mmand period	<sup>t</sup> RAS	35	9 x <sup>t</sup> REFI	ns	1
CL = 5	CWL = 5	<sup>t</sup> CK (AVG)	3.0	3.3	ns	3
	CWL = 6, 7, 8, 9	<sup>t</sup> CK (AVG)	Rese	rved	ns	3
CL = 6	CWL = 5	<sup>t</sup> CK (AVG)	2.5	3.3	ns	2
	CWL = 6, 7, 8, 9	tCK (AVG)	Rese	rved	ns	3
CL = 7	CWL = 5, 7, 8, 9	<sup>t</sup> CK (AVG)	2.5	3.3	ns	3
	CWL = 6	<sup>t</sup> CK (AVG)	Rese	rved	ns	3
CL = 8	CWL = 5, 7, 8, 9	tCK (AVG)	Reserved		ns	3
	CWL = 6	tCK (AVG)	1.875	<2.5	ns	2
CL = 9	CWL = 5, 6, 8, 9	tCK (AVG)	Reserved		ns	3
	CWL = 7	tCK (AVG)	1.875	<2.5	ns	3
CL = 10	CWL = 5, 6, 9	tCK (AVG)	Rese	rved	ns	3
	CWL = 7	tCK (AVG)	1.5	<1.875	ns	2
	CWL = 8	tCK (AVG)	Rese	rved	ns	3
CL = 11	CWL = 5, 6, 7	tCK (AVG)	Rese	rved	ns	3
	CWL = 8	tCK (AVG)	1.5	<1.875	ns	3
	CWL = 9	tCK (AVG)	Rese	erved	ns	3
CL - 12	CWL = 5, 6, 7, 8	tCK (AVG)	Rese	rved	ns	3
	CWL = 9	tCK (AVG)	Rese	rved	ns	3
CL = 13	CWL = 5, 6, 7, 8	tCK (AVG)	Rese	rved	ns	3
	CWL = 9	tCK (AVG)	1.1	<1.25	ns	2
Supported CL settings	1	1	5, 6, 7, 8, 9	, 10, 11, 13	СК	
Supported CWL settings			5, 6,	7, 8, 9	СК	

- Notes: 1. <sup>t</sup>REFI depends on T<sub>OPER</sub>.
  - 2. The CL and CWL settings result in <sup>t</sup>CK requirements. When making a selection of <sup>t</sup>CK, both CL and CWL requirement settings need to be fulfilled.
  - 3. Reserved settings are not allowed.

# 4Gb: x16 gDDR3 SDRAM Graphics Addendum Speed Bin Tables

Table 9: gDDR3-2000 Speed Bins

gDDR3-2000 Speed	Bin		-(	193G		
CL- <sup>t</sup> RCD- <sup>t</sup> RP			14-	14-14		
Parameter		Symbol	Min	Max	Unit	Notes
ACTIVATE to internal	READ or WRITE delay time	<sup>t</sup> RCD	14	_	ns	
PRECHARGE comman	d period	<sup>t</sup> RP	14	_	ns	
ACTIVATE-to-ACTIVATE or REFRESH command period		<sup>t</sup> RC	50	_	ns	
ACTIVATE-to-PRECHARGE command period		<sup>t</sup> RAS	36	9 x <sup>t</sup> REFI	ns	1
CL = 5	CWL = 5	<sup>t</sup> CK (AVG)	3.0	3.3	ns	3
	CWL = 6, 7, 8, 9	<sup>t</sup> CK (AVG)	Re	served	ns	3
CL = 6	CWL = 5	<sup>t</sup> CK (AVG)	2.5	3.3	ns	2
	CWL = 6, 7, 8, 9	<sup>t</sup> CK (AVG)	Re	served	ns	3
CL = 7	CWL = 5, 7, 8, 9	<sup>t</sup> CK (AVG)	2.5	3.3	ns	3
	CWL = 6	<sup>t</sup> CK (AVG)	Re	served	ns	3
CL = 8	CWL = 5, 7, 8, 9	<sup>t</sup> CK (AVG)	Re	served	ns	3
	CWL = 6	<sup>t</sup> CK (AVG)	1.875	<2.5	ns	2
CL = 9	CWL = 5, 6, 8, 9	<sup>t</sup> CK (AVG)	Re	served	ns	3
	CWL = 7	<sup>t</sup> CK (AVG)	1.875	<2.5	ns	3
CL = 10	CWL = 5, 6, 9	<sup>t</sup> CK (AVG)	Re	served	ns	3
	CWL = 7	<sup>t</sup> CK (AVG)	1.5	<1.875	ns	2
	CWL = 8	<sup>t</sup> CK (AVG)	Re	served	ns	3
CL = 11	CWL = 5, 6, 7	<sup>t</sup> CK (AVG)	Re	served	ns	3
	CWL = 8	<sup>t</sup> CK (AVG)	1.5	<1.875	ns	3
	CWL = 9	<sup>t</sup> CK (AVG)	Re	served	ns	3
CL - 12	CWL = 5, 6, 7, 8	<sup>t</sup> CK (AVG)	Re	served	ns	3
	CWL = 9	<sup>t</sup> CK (AVG)	Re	served	ns	3
CL = 13	CWL = 5, 6, 7, 8	<sup>t</sup> CK (AVG)	Re	served	ns	3
	CWL = 9	<sup>t</sup> CK (AVG)	1.1	<1.25	ns	2
CL = 14	CWL = 5, 6, 7, 8, 9	<sup>t</sup> CK (AVG)	1	<1.1	ns	2
	CWL = 10					
Supported CL settings	;		5, 6, 7, 8, 9	, 10, 11, 13, 14	CK	
Supported CWL settin	gs		5, 6, 7	', 8, 9, 10	CK	

- Notes: 1.  ${}^{t}REFI$  depends on  $T_{OPER}$ .
  - 2. The CL and CWL settings result in <sup>t</sup>CK requirements. When making a selection of <sup>t</sup>CK, both CL and CWL requirement settings need to be fulfilled.
  - 3. Reserved settings are not allowed.



## **Electrical Characteristics and AC Operating Conditions**

### **Table 10: Electrical Characteristics and AC Operating Conditions for Speed Extensions**

			gDDR3	3-1600	gDDR	3-1800	gDDR	3-2000		
Parameter		Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
		Clock Timing								
Clock period aver-	$T_C = 0$ °C to 85°C	<sup>t</sup> CK	8	7800	8	7800	8	7800	ns	9, 42
age: DLL disable mode	T <sub>C</sub> = >85°C to 95°C	(DLL_DIS)	8	3900	8	3900	8	3900	ns	42
Clock period average: DLL enable mode		<sup>t</sup> CK (AVG)	See	corresc		eed bin allowed	table for	<sup>- t</sup> CK	ns	10, 11
High pulse width ave	erage	<sup>t</sup> CH (AVG)	0.47	0.53	0.47	0.53	0.47	0.53	CK	12
Low pulse width ave	rage	<sup>t</sup> CL (AVG)	0.47	0.53	0.47	0.53	0.47	0.53	CK	12
Clock period jitter DLL locked		<sup>t</sup> JIT <sub>PER</sub>	-80	80	-70	70	-60	60	ps	13
	DLL locking	<sup>t</sup> JIT <sub>PER</sub> ,lck	-70	70	-60	60	-50	50	ps	13
Clock absolute period		<sup>t</sup> CK (ABS)					IT <sub>PER</sub> MIN		ps	
Clock absolute high pulse width		<sup>t</sup> CH (ABS)	0.43	1	0.43	_	0.43	_	<sup>t</sup> CK (AVG)	14
Clock absolute low pulse width		<sup>t</sup> CL (ABS)	0.43	-	0.43	-	0.43	-	<sup>t</sup> CK (AVG)	15
Cycle-to-cycle jitter	DLL locked	<sup>t</sup> JIT <sub>CC</sub>	16	50	14	40	120		ps	16
cycle to cycle fitter	DLL locking	<sup>t</sup> JIT <sub>CC</sub> ,lck	14	10	1.	20	1	00	ps	16
Cumulative error	2 cycles	tERR2 <sub>PER</sub>	-118	118	-103	103	-88	88	ps	17
across	3 cycles	tERR3 <sub>PER</sub>	-140	140	-122	122	-105	105	ps	17
	4 cycles	tERR4 <sub>PER</sub>	-155	155	-136	136	-117	117	ps	17
	5 cycles	tERR5 <sub>PER</sub>	-168	168	-147	147	-126	126	ps	17
	6 cycles	tERR6 <sub>PER</sub>	-177	177	-155	155	-133	133	ps	17
	7 cycles	tERR7 <sub>PER</sub>	-186	186	-163	163	-139	139	ps	17
	8 cycles	tERR8 <sub>PER</sub>	-193	193	-169	169	-145	145	ps	17
	9 cycles	tERR9 <sub>PER</sub>	-200	200	-175	175	-150	150	ps	17
	10 cycles	tERR10 <sub>PER</sub>	-205	205	-180	180	-154	154	ps	17
	11 cycles	tERR11 <sub>PER</sub>	-210	210	-184	184	-158	158	ps	17
	12 cycles	tERR12 <sub>PER</sub>	-215	215	-188	188	-161	161	ps	17
	n = 13, 1449, 50 cycles	<sup>t</sup> ERR <i>n</i> per					) × <sup>t</sup> JIT <sub>PEI</sub> ) × <sup>t</sup> JIT <sub>PEI</sub>	•	ps	17
		D	Q Input	Timing						
Data setup time to DQS, DQS#	Base (specifica-tion)	<sup>t</sup> DS (AC175)	-	-	-	_	-	_	ps	18, 19
	V <sub>REF</sub> @ 1 V/ns		_	_	_	_	_	_	ps	19, 20



### **Table 10: Electrical Characteristics and AC Operating Conditions for Speed Extensions (Continued)**

Parameter			gDDR:	3-1600	gDDR:	3-1800	gDDR	3-2000		
		Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Data setup time to DQS, DQS#	Base (specifica-tion)	<sup>t</sup> DS (AC150)	30	-	10	-	-	-	ps	18, 19
	V <sub>REF</sub> @ 1 V/ns		180	_	160	_	_	_	ps	19, 20
Data setup time to DQS, DQS#	Base (specifica- tion)@ 2 V/ns	<sup>t</sup> DS (AC135)	-	-	-	-	68	_	ps	19, 20
	V <sub>REF</sub> @ 2 V/ns		_	_	_	_	135	_		19, 20
Data hold time from DQS, DQS#	Base (specifica- tion)	<sup>t</sup> DH (DC100)	65	-	45	-	70	_	ps	18, 19
	V <sub>REF</sub> @ 1 V/ns		165	_	145	_	120	_	ps	19, 20
Minimum data pulse	width	<sup>t</sup> DIPW	400	_	360	_	320	_	ps	41
		DO	Q Outpu	t Timing	9					'
DQS, DQS# to DQ ske	w, per access	<sup>t</sup> DQSQ	_	125	_	100	_	85	ps	
DQ output hold time from DQS, DQS#		<sup>t</sup> QH	0.38	-	0.38	-	0.38	-	<sup>t</sup> CK (AVG)	21
DQ Low-Z time from CK, CK#		tLZ (DQ)	-500	250	-450	225	-390	195	ps	22, 23
DQ High-Z time from CK, CK#		tHZ (DQ)	_	250	_	225	_	195	ps	22, 23
		DQ S	trobe In	put Tim	ing				•	
DQS, DQS# rising to CK, CK# rising		<sup>t</sup> DQSS	-0.25	0.25	-0.27	0.27	-0.27	0.27	CK	25
DQS, DQS# differential input low pulse width		<sup>t</sup> DQSL	0.45	0.55	0.45	0.55	0.45	0.55	CK	
DQS, DQS# differential input high pulse width		<sup>t</sup> DQSH	0.45	0.55	0.45	0.55	0.45	0.55	CK	
DQS, DQS# falling setup to CK, CK# rising		<sup>t</sup> DSS	0.2	-	0.18	-	0.18	_	CK	25
DQS, DQS# falling ho rising	ld from CK, CK#	<sup>t</sup> DSH	0.2	-	0.18	-	0.18	_	CK	25
DQS, DQS# differentia	al WRITE preamble	tWPRE	0.9	_	0.9	_	0.9	_	CK	
DQS, DQS# differentiable	al WRITE postam-	tWPST	0.3	-	0.3	-	0.3	-	CK	
		DQ St	robe Ou	tput Tir	ning				•	
DQS, DQS# rising to/f	rom rising CK, CK#	<sup>t</sup> DQSCK	-255	255	-225	225	-195	195	ps	23
DQS, DQS# rising to/from rising CK, CK# when DLL is disabled		<sup>t</sup> DQSCK (DLL_DIS)	1	10	1	10	1	10	ns	26
DQS, DQS# differentiation	DQS, DQS# differential output high time		0.40	_	0.40	-	0.40	_	CK	21
DQS, DQS# differentia	al output low time	<sup>t</sup> QSL	0.40	_	0.40	-	0.40	_	СК	21
DQS, DQS# Low-Z tim	ie (RL - 1)	tLZ (DQS)	-500	250	-450	225	-390	195	ps	22, 23
DQS, DQS# High-Z tin	ne (RL + BL/2)	tHZ (DQS)	_	250	_	225	_	195	ps	22, 23



### **Table 10: Electrical Characteristics and AC Operating Conditions for Speed Extensions (Continued)**

			gDDR3-1600		gDDR3-1800		gDDR3-2000			
Parameter		Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
DQS, DQS# differential READ preamble		<sup>t</sup> RPRE	0.9	Note 24	0.9	Note 24	0.9	Note 24	CK	23, 24
DQS, DQS# different	ial READ postamble	<sup>t</sup> RPST	0.3	Note 27	0.3	Note 27	0.3	Note 27	CK	23, 27
		Commai	nd and A	Address	Timing		'	'		1
DLL locking time		<sup>t</sup> DLLK	512	_	512	_	512	_	CK	28
CTRL, CMD, ADDR setup to CK,CK#	Base (specifica-tion)	<sup>t</sup> IS (AC175)	65	_	45	_	_	-	ps	29, 30
	V <sub>REF</sub> @ 1 V/ns		240	_	220	_	_	_	ps	20, 30
CTRL, CMD, ADDR setup to CK,CK#	Base (specifica-tion)	<sup>t</sup> IS (AC150)	190	_	170	-	_	_	ps	29, 30
	V <sub>REF</sub> @ 1 V/ns		340	_	320	_	_	_	ps	20, 30
CTRL, CMD, ADDR setup to CK,CK#	Base (specifica- tion)	<sup>t</sup> IS (AC135)	-	_	-	-	65	_	ps	
	V <sub>REF</sub> @ 1 V/ns		_	_	_	_	200	_	ps	
CTRL, CMD, ADDR setup to CK,CK#	Base (specifica-tion)	<sup>t</sup> IS (AC125)	_	_	-	-	150	_	ps	
	V <sub>REF</sub> @ 1 V/ns		_	_	_	_	275	_	ps	
CTRL, CMD, ADDR hold from CK,CK#	Base (specifica-tion)	<sup>t</sup> IH (DC100)	140	-	120	-	100	-	ps	29, 30
	V <sub>REF</sub> @ 1 V/ns		240	_	220	_	200	_	ps	20, 30
Minimum CTRL, CMD width	), ADDR pulse	<sup>t</sup> IPW	620	_	560	_	535	_	ps	41
ACTIVATE to interna delay	READ or WRITE	<sup>t</sup> RCD	See corresponding speed bin table for <sup>t</sup> RCD						ns	31
PRECHARGE commar	nd period	<sup>t</sup> RP	See corresponding speed bin table for <sup>t</sup> RP						ns	31
ACTIVATE-to-PRECHA	ARGE command pe-	<sup>t</sup> RAS	See corresponding speed bin table for <sup>t</sup> RAS						ns	31, 32
ACTIVATE-to-ACTIVATE command period		<sup>t</sup> RC	See corresponding speed bin table for <sup>t</sup> RC						ns	31
ACTIVATE-to-ACTIVATE minimum command period		<sup>t</sup> RRD		greater or 7.5ns		greater or 7.5ns		greater of or 6ns	CK	31
Four ACTIVATE windows		<sup>t</sup> FAW	45	_	40	_	35	_	ns	31
Write recovery time		<sup>t</sup> WR	15	N/A	15	N/A	15	N/A	ns	31, 32, 33
Delay from start of intern		<sup>t</sup> WTR	MIN	N = great	er of 4C	K or 7.5r	is; MAX :	= N/A	CK	31, 34
READ-to-PRECHARGI	E time	tRTP	MIM	N = great	er of 4C	K or 7.5r	s; MAX :	= N/A	CK	31, 32
			'*'''	. g.cui			,	/ .	٠.٠	1 - 1, -



### **Table 10: Electrical Characteristics and AC Operating Conditions for Speed Extensions (Continued)**

Parameter			gDDR:	3-1600	gDDR3-1800		gDDR3-2000			
		Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
CAS#-to-CAS# command delay		<sup>t</sup> CCD	MIN = 4CK; MAX = N/A						CK	
Auto precharge write charge time	e recovery + pre-	<sup>t</sup> DAL	N	IIN = WR	+ <sup>t</sup> RP/ <sup>t</sup> C	K (AVG);	MAX = I	V/A	CK	
MODE REGISTER SET time	command cycle	<sup>t</sup> MRD		М	IN = 4CK	; MAX =	N/A		CK	
MODE REGISTER SET delay	command update	tMOD	MIN	l = great	er of 120	CK or 15r	ns; MAX	= N/A	СК	
MULTIPURPOSE REGI end to mode register pose register exit		<sup>t</sup> MPRR		М	IN = 1CK	; MAX =	N/A		CK	
		Ca	libratio	n Timin	g					
ZQCL command: Long calibration	POWER-UP and RESET operation	<sup>t</sup> ZQ <sub>INIT</sub>	512	_	512	_	512	_	CK	
time	Normal operation	<sup>t</sup> ZQ <sub>OPER</sub>	256	_	256	_	256	-	CK	
ZQCS command: Sho	rt calibration time	<sup>t</sup> ZQCS	64	-	64	_	64	_	CK	
		Initializa	tion and	d Reset	Timing					
Exit reset from CKE HIGH to a valid command		<sup>t</sup> XPR	MIN = greater of 5CK or ${}^{t}RFC + 10ns$ ; MAX = N/A						CK	
Begin power supply ramp to power supplies stable		tVDDPR	MIN = N/A; MAX = 200					ms		
RESET# LOW to power supplies stable		<sup>t</sup> RPS	MIN = 0; MAX = 200						ms	
RESET# LOW to I/O a	nd R <sub>TT</sub> High-Z	<sup>t</sup> IOZ	MIN = N/A; MAX = 20					ns	35	
		I	Refresh	Timing						
REFRESH-to-ACTIVAT command period	E or REFRESH	<sup>t</sup> RFC		MIN	N = 260;	MAX = 7	0,200		ns	
Maximum refresh	T <sub>C</sub> ≤ 85°C	-	64 (1X)				ms	36		
period	T <sub>C</sub> > 85°C				32	(2X)			ms	36
Maximum average	T <sub>C</sub> ≤ 85°C	<sup>t</sup> REFI			7.8 (64	ms/8192)	1		μs	36
periodic refresh	T <sub>C</sub> > 85°C				3.9 (32	ms/8192)	1		μs	36
		Se	lf Refres	h Timin	g				_	
Exit self refresh to commands not requiring a locked DLL		<sup>t</sup> XS	MIN = greater of 5CK or ${}^{t}$ RFC + 10ns; MAX = N/A						CK	
Exit self refresh to commands requiring a locked DLL		tXSDLL	MIN = <sup>t</sup> DLLK (MIN); MAX = N/A						CK	28
Minimum CKE low pulse width for self refresh entry to self refresh exit timing		<sup>t</sup> CKESR	MIN = <sup>t</sup> CKE (MIN) + CK; MAX = N/A					CK		
Valid clocks after self power-down entry		<sup>t</sup> CKSRE	МІІ	N = grea	ter of 5C	K or 10n	s; MAX =	= N/A	СК	



### **Table 10: Electrical Characteristics and AC Operating Conditions for Speed Extensions (Continued)**

otes 1–8 apply to the entire table			gDDR3	3-1600	aDDR	3-1800	qDDF	gDDR3-2000		
Parameter		Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Valid clocks before self refresh exit,		tCKSRX MIN = greater of 5CK or 10ns; MAX = N/A							CK	
	power-down exit, or reset exit			3			•			
		Pov	ver-Dow	n Timir	ng					1
CKE MIN pulse width		<sup>t</sup> CKE (MIN)	Greater of 3CK   Greater of 3CK			Greate	er of 3CK	СК		
			or 5.6	525ns	or	5ns	or	5ns		
Command pass disabl	e delay	tCPDED		MIN	= 1;			N = 2;	CK	
				MAX	= N/A		MAX	< = N/A		
Power-down entry to timing	power-down exit	<sup>t</sup> PD		MIN = to	CKE (MIN	I); MAX =	9 × <sup>t</sup> RE	FI	CK	
Begin power-down poregistered HIGH	eriod prior to CKE	<sup>t</sup> ANPD			WL	- 1CK			CK	
Power-down entry pe synchronous or asyncl		PDE	Greate	r of <sup>t</sup> AN		C - REFR	ESH com	ımand to	CK	
Power-down exit peri synchronous or asyncl	PDX			<sup>t</sup> ANPD	+ <sup>t</sup> XPDLL			CK		
		Power-Dow	n Entry	Minimu	ım Timi	ng			!	
ACTIVATE command to power-down entry		<sup>t</sup> ACTPDEN	MIN = 1		МІ	N = 2	CK			
PRECHARGE/PRECHARGE ALL command to power-down entry		<sup>t</sup> PRPDEN	MIN = 1 MIN		N = 2	CK				
REFRESH command to	power-down en-	tREFPDEN	MIN = 1		МІ	N = 2	СК	37		
MRS command to pov	ver-down entry	†MRSPDEN	MIN = <sup>t</sup> MOD (MIN)				СК			
READ/READ with auto	precharge com-	<sup>t</sup> RDPDEN	MIN = RL + 4 + 1					СК		
WRITE command to power-down entry	BL8 (OTF, MRS) BC4OTF	tWRPDEN		MIN =	: WL + 4	+ <sup>t</sup> WR/ <sup>t</sup> Cl	K (AVG)		СК	
	BC4MRS	tWRPDEN	$MIN = WL + 2 + {}^{t}WR/{}^{t}CK (AVG)$						СК	
WRITE with auto precharge command	BL8 (OTF, MRS) BC4OTF	tWRAPDEN		М	IN = WL	+ 4 + WR	+ 1		CK	
to power-down en- try  BC4MRS  tWRAPDEN  MIN = WL + 2 + WR + 1					СК					
		Powe	r-Down	Exit Tin	ning					
DLL on, any valid command, or DLL off to commands not requiring locked DLL		<sup>t</sup> XP	MIN = greater of 3CK or 6ns; MAX = N/A				CK			
Precharge power-down with DLL off to commands requiring a locked DLL		<sup>t</sup> XPDLL	MIN = greater of 10CK or 24ns; MAX = N/A				СК	28		
		•	ODT Tir	ming						•
R <sub>TT</sub> synchronous turn-	on delay	ODTL on			CWL +	AL - 2CK			CK	38
R <sub>TT</sub> synchronous turn-	off delay	ODTL off			CWL +	AL - 2CK			СК	40



### Table 10: Electrical Characteristics and AC Operating Conditions for Speed Extensions (Continued)

Notes 1–6 apply to the entire table		gDDR:	gDDR3-1600 gDDR3-1800 gDDR3-20						
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
R <sub>TT</sub> turn-on from ODTL on reference	<sup>t</sup> AON	-250	250	-225	225	-195	195	ps	23, 38
R <sub>TT</sub> turn-off from ODTL off reference	<sup>t</sup> AOF	0.3	0.7	0.3	0.7	0.3	.07	CK	39, 40
Asynchronous R <sub>TT</sub> turn-on delay (power-down with DLL off)	<sup>t</sup> AONPD			MIN = 2;	MAX = 8	3.5		ns	38
Asynchronous R <sub>TT</sub> turn-off delay (power-down with DLL off)	<sup>t</sup> AOFPD		I	MIN = 2;	MAX = 8	3.5		ns	40
ODT HIGH time with WRITE command and BL8	ODTH8		N	MIN = 6;	MAX = N	I/A		CK	
ODT HIGH time without WRITE com- mand or with WRITE command and BC4  ODTH4  MIN = 4; MAX = N/A							CK		
	Dyn	amic Ol	DT Timiı	ng					
R <sub>TT,nom</sub> -to-R <sub>TT(WR)</sub> change skew	ODTLcnw	nw WL - 2CK						CK	
R <sub>TT(WR)</sub> -to-R <sub>TT,nom</sub> change skew - BC4	ODTLcnw4	4CK + ODTLoff						CK	
R <sub>TT(WR)</sub> -to-R <sub>TT,nom</sub> change skew - BL8	ODTLcnw8		6CK + ODTLoff					CK	
R <sub>TT</sub> dynamic change skew	<sup>t</sup> ADC	0.3	0.7	0.3	0.7	0.3	0.7	CK	39
	Writ	e Leveli	ng Timi	ng					
First DQS, DQS# rising edge	tWLMRD	40	_	40	_	40	_	CK	
DQS, DQS# delay	tWLDQSEN	25	_	25	_	25	_	CK	
Write leveling setup from rising CK, CK# crossing to rising DQS, DQS# crossing	tWLS	195	-	165	-	140	_	ps	
Write leveling hold from rising DQS, DQS# crossing to rising CK, CK# crossing	<sup>t</sup> WLH	195	-	165	_	140	_	ps	
Write leveling output delay	tWLO	0	9	0	7.5	0	7.5	ns	
Write leveling output error	tWLOE	0	2	0	2	0	2	ns	

- Notes: 1. Parameters are applicable with  $0^{\circ}\text{C} \le T_{\text{C}} \le 95^{\circ}\text{C}$  and  $V_{\text{DD}}/V_{\text{DDQ}} = 1.5\text{V} \pm 0.075\text{V}$ .
  - 2. All voltages are referenced to V<sub>SS</sub>.
  - 3. Output timings are only valid for  $R_{ON34}$  output buffer selection.
  - 4. The unit <sup>t</sup>CK (AVG) represents the actual <sup>t</sup>CK (AVG) of the input clock under operation. The unit CK represents one clock cycle of the input clock, counting the actual clock edges.
  - 5. AC timing and I<sub>DD</sub> tests may use a V<sub>IL</sub>-to-V<sub>IH</sub> swing of up to 900mV in the test environment, but input timing is still referenced to V<sub>REF</sub> (except <sup>t</sup>IS, <sup>t</sup>IH, <sup>t</sup>DS, and <sup>t</sup>DH use the AC/DC trip points, and CK, CK# and DQS, DQS# use their crossing points). The minimum slew rate for the input signals used to test the device is 1 V/ns for single-ended inputs and 2 V/ns for differential inputs in the range between  $V_{IL(AC)}$  and  $V_{IH(AC)}$ .
  - 6. All timings that use time-based values (ns, µs, ms) should use <sup>t</sup>CK (AVG) to determine the correct number of clocks (this table uses CK or <sup>t</sup>CK [AVG] interchangeably). In the case of noninteger results, all minimum limits are to be rounded up to the nearest whole integer, and all maximum limits are to be rounded down to the nearest whole integer.



- 7. Strobe or DQSdiff refers to the DQS and DQS# differential crossing point when DQS is the rising edge. Clock or CK refers to the CK and CK# differential crossing point when CK is the rising edge.
- 8. This output load is used for all AC timing (except ODT reference timing) and slew rates. The actual test load may be different. The output signal voltage reference point is V<sub>DDO</sub>/2 for single-ended signals and the crossing point for differential signals.
- 9. When operating in DLL disable mode, Micron does not warrant compliance with normal mode timings or functionality.
- 10. The clock's <sup>t</sup>CK (AVG) is the average clock over any 200 consecutive clocks and <sup>t</sup>CK (AVG) MIN is the smallest clock rate allowed, with the exception of a deviation due to clock jitter. Input clock jitter is allowed provided it does not exceed values specified and must be of a random Gaussian distribution in nature.
- 11. Spread spectrum is not included in the jitter specification values. However, the input clock can accommodate spread-spectrum at a sweep rate in the range of 20–60 kHz with an additional 1% of <sup>t</sup>CK (AVG) as a long-term jitter component; however, the spread spectrum may not use a clock rate below <sup>t</sup>CK (AVG) MIN.
- 12. The clock's <sup>t</sup>CH (AVG) and <sup>t</sup>CL (AVG) are the average half clock period over any 200 consecutive clocks and is the smallest clock half period allowed, with the exception of a deviation due to clock jitter. Input clock jitter is allowed provided it does not exceed values specified and must be of a random Gaussian distribution in nature.
- 13. The period jitter (<sup>t</sup>JIT<sub>PER</sub>) is the maximum deviation in the clock period from the average or nominal clock. It is allowed in either the positive or negative direction.
- 14. <sup>t</sup>CH (ABS) is the absolute instantaneous clock high pulse width as measured from one rising edge to the following falling edge.
- 15. <sup>t</sup>CL (ABS) is the absolute instantaneous clock low pulse width as measured from one falling edge to the following rising edge.
- 16. The cycle-to-cycle jitter <sup>t</sup>JIT<sub>CC</sub> is the amount the clock period can deviate from one cycle to the next. It is important to keep cycle-to-cycle jitter at a minimum during the DLL locking time.
- 17. The cumulative jitter error  ${}^{t}$ ERRnPER, where n is the number of clocks between 2 and 50, is the amount of clock time allowed to accumulate consecutively away from the average clock over n number of clock cycles.
- 18. <sup>t</sup>DS (base) and <sup>t</sup>DH (base) values are for a single-ended 1 V/ns DQ slew rate and 2 V/ns differential DQS, DQS# slew rate.
- 19. These parameters are measured from a data signal (DM, DQ0, DQ1, and so forth) transition edge to its respective data strobe signal (DQS, DQS#) crossing.
- 20. The setup and hold times are listed converting the base specification values (to which derating tables apply) to  $V_{REF}$  when the slew rate is 1 V/ns. These values, with a slew rate of 1 V/ns, are for reference only.
- 21. When the device is operated with input clock jitter, this parameter needs to be derated by the actual <sup>t</sup>JIT<sub>PER</sub> (larger of <sup>t</sup>JIT<sub>PER</sub> (MIN) or <sup>t</sup>JIT<sub>PER</sub> (MAX) of the input clock (output deratings are relative to the SDRAM input clock).
- 22. Single-ended signal parameter.
- 23. The DRAM output timing is aligned to the nominal or average clock. Most output parameters must be derated by the actual jitter error when input clock jitter is present, even when within specification. This results in each parameter becoming larger. The following parameters are required to be derated by subtracting <sup>t</sup>ERR<sub>10PER</sub> (MAX): <sup>t</sup>DQSCK (MIN), <sup>t</sup>LZ(DQS) MIN, <sup>t</sup>LZ(DQ) MIN, and <sup>t</sup>AON (MIN). The following parameters are required to be derated by subtracting <sup>t</sup>ERR<sub>10PER</sub> (MIN): <sup>t</sup>DQSCK (MAX), <sup>t</sup>HZ (MAX), <sup>t</sup>LZ (DQS) MAX, <sup>t</sup>LZ (DQ) MAX, and <sup>t</sup>AON (MAX). The parameter <sup>t</sup>RPRE (MIN) is derated by subtracting <sup>t</sup>JIT<sub>PER</sub> (MAX), while <sup>t</sup>RPRE (MAX) is derated by subtracting <sup>t</sup>JIT<sub>PER</sub> (MIN).
- 24. The maximum preamble is bound by <sup>t</sup>LZDQS (MAX).
- 25. These parameters are measured from a data strobe signal (DQS, DQS#) crossing to its respective clock signal (CK, CK#) crossing. The specification values are not affected by the



- amount of clock jitter applied because these are relative to the clock signal crossing. These parameters should be met whether clock jitter is present.
- 26. The <sup>t</sup>DQSCK (DLL\_DIS) parameter begins CL + AL 1 cycles after the READ command.
- 27. The maximum postamble is bound by <sup>t</sup>HZDQS (MAX).
- 28. Commands requiring a locked DLL are READ (and RDAP) and synchronous ODT commands. In addition, after any change of latency <sup>t</sup>XPDLL, timing must be met.
- 29. <sup>t</sup>IS (base) and <sup>t</sup>IH (base) values are for a single-ended 1 V/ns control/command/address slew rate and 2 V/ns CK, CK# differential slew rate.
- 30. These parameters are measured from a command/address signal transition edge to its respective clock (CK, CK#) signal crossing. The specification values are not affected by the amount of clock jitter applied as the setup and hold times are relative to the clock signal crossing that latches the command/address. These parameters should be met whether clock jitter is present.
- 31. For these parameters, the DDR3 SDRAM device supports <sup>†</sup>nPARAM (nCK) = RU(<sup>†</sup>PARAM [ns]/<sup>†</sup>CK[AVG] [ns]), assuming all input clock jitter specifications are satisfied. For example, the device will support <sup>†</sup>nRP (nCK) = RU(<sup>†</sup>RP/<sup>†</sup>CK[AVG]) if all input clock jitter specifications are met. This means that for DDR3-800 6-6-6, of which <sup>†</sup>RP = 15ns, the device will support <sup>†</sup>nRP = RU(<sup>†</sup>RP/<sup>†</sup>CK[AVG]) = 6 as long as the input clock jitter specifications are met. That is, the PRECHARGE command at T0 and the ACTIVATE command at T0 + 6 are valid even if six clocks are less than 15ns due to input clock jitter.
- 32. During READs and WRITEs with auto precharge, the DDR3 SDRAM will hold off the internal PRECHARGE command until <sup>t</sup>RAS (MIN) has been satisfied.
- 33. When operating in DLL disable mode, the greater of 4CK or 15ns is satisfied for <sup>t</sup>WR.
- 34. The start of the write recovery time is defined as follows:
  - For BL8 (fixed by MRS and OTF): Rising clock edge four clock cycles after WL
  - For BC4 (OTF): Rising clock edge four clock cycles after WL
  - For BC4 (fixed by MRS): Rising clock edge two clock cycles after WL
- 35. RESET# should be LOW as soon as power starts to ramp to ensure the outputs are in High-Z. Until RESET# is LOW, the outputs are at risk of driving and could result in excessive current, depending on bus activity.
- 36. The refresh period is 64ms when  $T_C$  is less than or equal to 85°C. This equates to an average refresh rate of 7.8125 $\mu$ s. However, nine REFRESH commands should be asserted at least once every 70.3 $\mu$ s. When  $T_C$  is greater than 85°C, the refresh period is 32ms.
- 37. Although CKE is allowed to be registered LOW after a REFRESH command when <sup>t</sup>REFPDEN (MIN) is satisfied, there are cases where additional time such as <sup>t</sup>XPDLL (MIN) is required.
- 38. ODT turn-on time MIN is when the device leaves High-Z and ODT resistance begins to turn on. ODT turn-on time maximum is when the ODT resistance is fully on.
- 39. Half-clock output parameters must be derated by the actual <sup>t</sup>ERR<sub>10PER</sub> and <sup>t</sup>JIT<sub>DTY</sub> when input clock jitter is present. This results in each parameter becoming larger. The parameters <sup>t</sup>ADC (MIN) and <sup>t</sup>AOF (MIN) are each required to be derated by subtracting both <sup>t</sup>ERR<sub>10PER</sub> (MAX) and <sup>t</sup>JIT<sub>DTY</sub> (MAX). The parameters <sup>t</sup>ADC (MAX) and <sup>t</sup>AOF (MAX) are required to be derated by subtracting both <sup>t</sup>ERR<sub>10PER</sub> (MAX) and <sup>t</sup>JIT<sub>DTY</sub> (MAX).
- 40. ODT turn-off time minimum is when the device starts to turn off ODT resistance. ODT turn-off time maximum is when the DRAM buffer is in High-Z.
- 41. Pulse width of an input signal is defined as the width between the first crossing of V<sub>REF(DC)</sub>.
- 42. Should the clock rate be larger than <sup>t</sup>RFC (MIN), an AUTO REFRESH command should have at least one NOP command between it and another AUTO REFRESH command. Additionally, if the clock rate is slower than 40ns (25 MHz), all REFRESH commands should be followed by an AUTO PRECHARGE command.

## 4Gb: x16 gDDR3 SDRAM Graphics Addendum Command and Address Setup, Hold, and Derating

## **Command and Address Setup, Hold, and Derating**

The total <sup>t</sup>IS (setup time) and <sup>t</sup>IH (hold time) required is calculated by adding the data sheet <sup>t</sup>IS (base) and <sup>t</sup>IH (base) values to the  $\Delta^{t}$ IS and  $\Delta^{t}$ IH derating values, respectively. Example: <sup>t</sup>IS (total setup time) = <sup>t</sup>IS (base) +  $\Delta^{t}$ IS. For a valid transition, the input signal has to remain above/below  $V_{IH(AC)}/V_{IL(AC)}$  for some time <sup>t</sup>VAC.

Although the total setup time for slow slew rates might be negative (for example, a valid input signal will not have reached  $V_{IH(AC)}/V_{IL(AC)}$  at the time of the rising clock transition), a valid input signal is still required to complete the transition and to reach  $V_{IH(AC)}/V_{IL(AC)}$ .

Setup ( ${}^{t}$ IS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{REF(DC)}$  and the first crossing of  $V_{IH(AC)min}$ . Setup ( ${}^{t}$ IS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{REF(DC)}$  and the first crossing of  $V_{IL(AC)max}$ . If the actual signal is always earlier than the nominal slew rate line between the shaded  $V_{REF(DC)}$ -to-AC region, use the nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere between the shaded  $V_{REF(DC)}$ -to-AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for derating value.

Hold ( ${}^{t}IH$ ) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{IL(DC)max}$  and the first crossing of  $V_{REF(DC)}$ . Hold ( ${}^{t}IH$ ) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{IH(DC)min}$  and the first crossing of  $V_{REF(DC)}$ . If the actual signal is always later than the nominal slew rate line between the shaded DC-to- $V_{REF(DC)}$  region, use the nominal slew rate for derating value. If the actual signal is earlier than the nominal slew rate line anywhere between the shaded DC-to- $V_{REF(DC)}$  region, the slew rate of a tangent line to the actual signal from the DC level to the  $V_{REF(DC)}$  level is used for derating value.

Table 11: Command and Address Setup and Hold Values Referenced at 1 V/ns - AC/DC-Based

Symbol	gDDR3-1600	gDDR3-1800	gDDR3-2000	Unit	Reference
<sup>t</sup> IS (base) AC175	65	45	_	ps	V <sub>IH(AC)</sub> /V <sub>IL(AC)</sub>
<sup>t</sup> IS (base) AC150	190	170	_	ps	V <sub>IH(AC)</sub> /V <sub>IL(AC)</sub>
<sup>t</sup> IS (base) AC135	_	_	65	ps	V <sub>IH(AC)</sub> /V <sub>IL(AC)</sub>
<sup>t</sup> IS (base) AC125	_	-	150	ps	V <sub>IH(AC)</sub> /V <sub>IL(AC)</sub>
<sup>t</sup> IH (base) DC100	140	120	100	ps	V <sub>IH(DC)</sub> /V <sub>IL(DC)</sub>

## 4Gb: x16 gDDR3 SDRAM Graphics Addendum Data Setup, Hold, and Derating

## **Data Setup, Hold, and Derating**

The total <sup>t</sup>DS (setup time) and <sup>t</sup>DH (hold time) required is calculated by adding the data sheet <sup>t</sup>DS (base) and <sup>t</sup>DH (base) values to the  $\Delta^t$ DS and  $\Delta^t$ DH derating values, respectively. Example: <sup>t</sup>DS (total setup time) = <sup>t</sup>DS (base) +  $\Delta^t$ DS. For a valid transition, the input signal has to remain above/below  $V_{IH(AC)}/V_{IL(AC)}$  for some time <sup>t</sup>VAC.

Although the total setup time for slow slew rates might be negative (for example, a valid input signal will not have reached  $V_{IH(AC)}/V_{IL(AC)}$ ) at the time of the rising clock transition), a valid input signal is still required to complete the transition and to reach  $V_{IH}/V_{IL(AC)}$ .

Setup ( ${}^{t}DS$ ) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{REF(DC)}$  and the first crossing of  $V_{IH(AC)min}$ . Setup ( ${}^{t}DS$ ) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{REF(DC)}$  and the first crossing of  $V_{IL(AC)max}$ . If the actual signal is always earlier than the nominal slew rate line between the shaded  $V_{REF(DC)}$ -to-AC region, use the nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere between the shaded  $V_{REF(DC)}$ -to-AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for derating value.

Hold ( $^{t}DH$ ) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{IL(DC)max}$  and the first crossing of  $V_{REF(DC)}$ . Hold ( $^{t}DH$ ) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{IH(DC)min}$  and the first crossing of  $V_{REF(DC)}$ . If the actual signal is always later than the nominal slew rate line between the shaded DC-to- $V_{REF(DC)}$  region, use the nominal slew rate for derating value. If the actual signal is earlier than the nominal slew rate line anywhere between the shaded DC-to- $V_{REF(DC)}$  region, the slew rate of a tangent line to the actual signal from the DC-to- $V_{REF(DC)}$  region is used for derating value.

Table 12: Data Setup and Hold Values at 1 V/ns (DQS, DQS# at 2 V/ns) - AC/DC-Based

Symbol	gDDR3-1600	gDDR3-1800	gDDR3-2000	Unit	Reference
<sup>t</sup> DS (base) AC175	_	_	_	ps	V <sub>IH(AC)</sub> /V <sub>IL(AC)</sub>
<sup>t</sup> DS (base) AC150	30	10	_	ps	V <sub>IH(AC)</sub> /V <sub>IL(AC)</sub>
<sup>t</sup> DS (base) AC135	60	40	68	ps	V <sub>IH(AC)</sub> /V <sub>IL(AC)</sub>
<sup>t</sup> DH (base) DC100	65	45	70	ps	V <sub>IH(DC)</sub> /V <sub>IL(DC)</sub>

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 www.micron.com/productsupport Customer Comment Line: 800-932-4992 Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.