

CONFIDENTIAL


This document contains Nokia confidential material. This material cannot be shared except with persons that have a valid business reason to read this content. You are personally responsible to ensure recipients of this document are aware of information handling guidelines.

Nokia RM-980 Service Schematic and placement Manual

RM-980 V1.0

Schematics - Main board

TX Module Mode	TX Enable	Mode	BS2	BS1
Off	0	0	0	0
WTRx2	0	0	0	1
WTRx3	0	0	1	0
WTRx5	0	1	0	1
WTRx6	0	1	0	0
Low Band GMSK	1	0	0	1
High Band GMSK	1	0	1	0



COMPANY:			
TITLE: ANT_FRONT END			
CODE:	SIZE:	DRAWING NO:	REV:
SCALE:	SHEET: 1 OF 16		

DRAWN:	DATED:
CHECKED:	DATED:
QUALITY CONTROL:	DATED:
RELEASED:	DATED:

TITLE:

CODE:


SIZE:

DRAWING NO:

REV:

SCALE:


SHEET: 2 OF 17



UMTS BC1 PA
TX far away from RX

ADD

L214 change to 5.1nH



BC8	Downlink	Uplink
UMTA900 Freq(MHz)	925 ~ 960	880 ~ 915

UMTS BC8 PA
X far away from RX


TX far away from RX

DRAWN:	DATED:	MSM0220 TWR			
CHECKED:	DATED:	CODE:	SIZE:	DRAWING NO:	REV:
QUALITY CONTROL:	DATED:				
RELEASED:	DATED:	SCALE:		SHEET: 5 OF 16	




Please connect pin U7 to 1.8V to program the efuse.(if need)

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



Watch dog enable/disable select
WD0G_EN=0 DISABLE WD0G




1. MIPI internal regulator is set to Switching mode by default.
For LDO mode install 0 ohm instead of 2.2uH inductor.
2. MIPI signals should be routed as differential pair of 100 ohm impedance.

MODEL3:01 MSM7X27A OPERATING MODE
0000 ARM9 on P_Jtag; ARM CORTEX A5 on A_Jtag
0001 ARM9 + ARM CORTEX A5 daisy chain on P_Jtag


P_Jtag = Primary JTAG port, A_Jtag = Auxilliary JTAG port
MODE(3:0) pins have internal Pull Downens.

		COMPANY:			
		TITLE:			
DRAWN:	DATED:	MSM8225 CTL			
CHECKED:	DATED:	CODE:	SIZE:	DRAWING NO:	REV:
QUALITY CONTROL:	DATED:				
RELEASED:	DATED:	SCALE:		SHEET: 6 OF 16	

COMPANY:			
TITLE: MSM8225 EBI MEMORY			
CODE:	SIZE:	DRAWING NO:	REV:
SCALE:	SHEET: 7 OF 16		



REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

7 QRD DDR Auto Detection Implementation

7.1 Definition

QRD implements the lpddr1 auto detection by two GPIO pins.

NOTE: Be aware that this implementation needs hardware support. We use GPIO38 and GPIO42 as memory auto detection configuration. The detail definition is as in the Table 3:


Vendor	Part Number	GPIO38	GPIO42
SANDISK	SD5D14A-4G	H	H
HYNIX	H9DP32A6AJACGR-KEM	H	L
SAMSUNG	Customer defined	L	H
MICRON	Customer defined	L	L

Table 3 Memory auto detection configuration

GPIO Values are as follows:



GPIO42	GPIO38	
1	1	= 0x3 SD5D14A-4G
1	0	= 0x2 SAMSUNG
0	1	= 0x1 H9DP32A6AJACGR-KEM
0	0	= 0x0 MICRON

Hynix Memory setting



Memory Auto detection Hynix Memory MCP


I2C bus pull high design




1. The PCM/I2S signals are muxed behind GPIO[68:71]. One of them can be used at a time while tri-stating the other in software.

COMPANY:			
TITLE:			
MSM8225 GPIO			
CHECKED:	DATED:	CODE:	SIZE:
QUALITY CONTROL:	DATED:	DRAWING NO:	
RELEASED:	DATED:	REV:	
SCALE:		SHEET: 9 OF 16	


REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:







CAD NOTE:
The input and output cap ground of each
regulator should be directly connected to A7, A15, E23, A21



CAD NOTE:
The input and output cap ground of each
switching regulator should be directly connected to these pins



NOTE:
R1037 and R1038 values depend on
thermistor.



		COMPANY:			
		TITLE:			
		PMU PM8029			
DRAWN:	DATED:	CODE:	SIZE:	DRAWING NO:	REV:
CHECKED:	DATED:				
QUALITY CONTROL:	DATED:				
RELEASED:	DATED:	SCALE:			SHEET: 10 OF 16

6

5






4

3

2

1

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:




COMPANY:			
TITLE:			
AUDIO			
CODE:	SIZE:	DRAWING NO:	REV:

DRAWN:	DATED:
CHECKED:	DATED:
QUALITY CONTROL:	DATED:
RELEASED:	DATED:

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

G sensor




G Sensor


Slave address: 0x18H

P/L sensor


P/L Sensor on Flex
The 7 bits slave address for this sensor is 0x23H




RUIM2_GSM



RUIM1_CDMA



MICRO SD






PIN NO.	ASSIGNMENT
C1	Vcc (SUPPLY VOLTAGE)
C2	RST (RESET SIGNAL)
C3	CLK (CLOCK SIGNAL)
C4	RESERVED
C5	GND
C6	Vpp (VARIABLE SUPPLY VOLTAGE)
C7	I/O (DATA INPUT/OUTPUT)
C8	RESERVED
X1	NOT GND, FOR HOLD DOWN ONLY. (NOTE:X1 IS LINKED TO C1)
X2	NOT GND, FOR HOLD DOWN ONLY. (NOTE:X2 IS LINKED TO C3)


COMPANY:			
TITLE:			
SENSOR SD RUIM			
CODE:	SIZE:	DRAWING NO:	REV:
SCALE:			SHEET: 13 OF 16

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

	Down to GND
GPI036 KEYSENSE_N0	V+
GPI037 KEYSENSE_N1	V-
	LOCK&Power Key



Main board to Flex Connector



Need to check with flex

Flex part list:

- 1.Receiver
- 2.Vibrator
- 3.Audio Jack
- 4.P/L Sensor

COMPANY:			
TITLE:			
KEYPAD and Flex connector			
CODE:	SIZE:	DRAWING NO:	REV:
SCALE:		SHEET: 14 OF 16	

DRAWN:	DATED:
CHECKED:	DATED:
QUALITY CONTROL:	DATED:
RELEASED:	DATED:

6

5

4

3

2

1

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

I2C ADDRESS: 0X0C








Notes: place C1606 close to Pin37 and C1607 close to Pin 54
Notes: place C1610 close to Pin13 and C1611 close to Pin 5

TP1704 1 MSM_UART1_RXD [8,15]
TP1705 1 MSM_UART1_TXD [8,15]

DRAWN:	DATED:
CHECKED:	DATED:
QUALITY CONTROL:	DATED:
RELEASED:	DATED:

COMPANY:			
TITLE: BT and FM			
CODE:	SIZE:	DRAWING NO:	REV:
SCALE:			SHEET: 8 OF 12

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



DRAWN:	DATED:
CHECKED:	DATED:
QUALITY CONTROL:	DATED:
RELEASED:	DATED:

COMPANY:			
TITLE: OTHER			
CODE:	SIZE:	DRAWING NO:	REV:
SCALE:		SHEET:	OF

Placements - Main board

